Senior Rtl Design Engineer — Verilog, Synthesis & Cdc - C$77,000 - C$120,000 A Year (Toronto)

Senior Rtl Design Engineer — Verilog, Synthesis & Cdc - C$77,000 - C$120,000 A Year (Toronto)

06 Aug
|
Wipro
|
Toronto

06 Aug

Wipro

Toronto

Experienced digital designer needed to support and debug RTL designs. Requires expertise in Verilog and knowledge of CDC tools. Market-competitive salary and flexible work model.

📌 Senior Rtl Design Engineer — Verilog, Synthesis & Cdc - C$77,000 - C$120,000 A Year (Toronto)
🏢 Wipro
📍 Toronto

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior rtl design engineer — verilog, synthesis & cdc - c$77,000 - c$120,000 a year (toronto) / toronto

Subscribe to this job alert:

Get the latest job offers by email for: senior rtl design engineer — verilog, synthesis & cdc - c$77,000 - c$120,000 a year (toronto) / toronto