Senior ASIC Verification Engineer needed in Ottawa with 7+ years of experience. SystemVerilog, UVM and hardware description languages proficiency required. Salary range: $120,000 - $170,000.
📌 Senior Asic Verification Engineer - $120,000 - $170,000 A Year (Varennes)
🏢 BTA Design Services
📍 Varennes
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.