Synopsys Inc. in Canada seeks a senior digital ASIC designer to own high-speed SerDes IP blocks and drive RTL design with clock-domain crossing and timing closure. You will partner with verification, DFT, and test teams to ensure robust silicon for Ethernet, PCIe, SATA, and USB PHYs.
You will mentor junior engineers and shape design methodology across groups, with hybrid or work from home options across Canada.