Arm’s Solutions Engineering team is seeking experienced verification engineers to lead sub-system level PCIe and CXL verification, focusing on IO virtualization, SMMU interoperability, and performance analysis. You will craft and execute test plans, build SystemVerilog/UVM environments, and debug issues within a global team of architects and RTL engineers.
You will collaborate across design, verification methodologies, and system performance, guiding junior members while coordinating with
📌 Lead PCIe/CXL Sub-System Verification Engineer (Toronto)
🏢 ARM
📍 Toronto
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.