FPGA Design Engineer with 7+ years of experience in 4G/5G Radio Units, requiring expertise in System Verilog, RTL, and specific protocols like Axi and Ethernet.
📌 Fpga Design Engineer - $75 - $78 An Hour (Varennes)
🏢 Stefanini Group
📍 Varennes
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.