Digital Asic Design Engineer — Rtl, Systemverilog - C$109,000 - C$174,000 A Year (Varennes)

Digital Asic Design Engineer — Rtl, Systemverilog - C$109,000 - C$174,000 A Year (Varennes)

04 Aug
|
Ciena
|
Varennes

04 Aug

Ciena

Varennes

Seeking an experienced Digital ASIC Design Engineer for product development in high-speed connectivity solutions. Responsibilities include RTL design, debugging, and lab validation using SystemVerilog.

📌 Digital Asic Design Engineer — Rtl, Systemverilog - C$109,000 - C$174,000 A Year (Varennes)
🏢 Ciena
📍 Varennes

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: digital asic design engineer — rtl, systemverilog - c$109,000 - c$174,000 a year (varennes) / varennes

Subscribe to this job alert:

Get the latest job offers by email for: digital asic design engineer — rtl, systemverilog - c$109,000 - c$174,000 a year (varennes) / varennes