Seeking a Senior Silicon Validation Engineer to characterize analog blocks, perform PHY/Link Layer/Protocol compliance, bring up silicon, and debug issues. Responsibilities include defining and developing test plans, scripts, and automating test equipment.