Seeking an experienced Digital ASIC Design Engineer for product development in high-speed connectivity solutions. Responsibilities include RTL design, debugging, and lab validation using SystemVerilog.
📌 Digital Asic Design Engineer — Rtl, Systemverilog - C$109,000 - C$174,000 A Year (Boucherville)
🏢 Ciena
📍 Boucherville
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.