Seeking an ASIC Design Engineer with Verilog/PPA expertise for optical transceiver development. Responsibilities include digital circuit design, synthesis, and timing analysis.
📌 Senior Asic Design Engineer – Verilog/Ppa Expert - $150,000 - $250,000 A Year (Boucherville)
🏢 Semiconductor Start-Up
📍 Boucherville
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.