Designs power and area optimized functional blocks for optical fiber transmission solutions, requiring System Verilog and experience in STA and timing closure.
📌 Digital Asic Design Engineer - C$109,000 - C$174,000 A Year (Varennes)
🏢 Ciena
📍 Varennes
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.