HCL Technologies Limited is seeking an experienced verification engineer to lead and contribute to the verification of multiple ASIC blocks using UVM-based environments. You will develop sequences, tests, and debug strategies while driving coverage closure and end-to-end verification across assigned blocks.
The role requires solid SystemVerilog/UVM skills and hands-on experience with PCIe, UCIe 2.0, and Ethernet protocols.