Seeking a Design Verification Engineer to design, implement, and maintain advanced verification environments for high-speed memory subsystem solutions using SystemVerilog and UVM methodologies.
📌 Memory Subsystem Design Verification Engineer - $124,000 - $186,000 A Year (Toronto)
🏢 AMD
📍 Toronto
Reply to this offer
Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.