Verification Engineer I — Systemverilog & Lab Validation - $76,000 - $114,000 A Year (Toronto)

Verification Engineer I — Systemverilog & Lab Validation - $76,000 - $114,000 A Year (Toronto)

03 Aug
|
Microchip Technology
|
Toronto

03 Aug

Microchip Technology

Toronto

Verification Engineer needed to verify device designs, develop testbenches and execute plans, with a market-competitive salary.

📌 Verification Engineer I — Systemverilog & Lab Validation - $76,000 - $114,000 A Year (Toronto)
🏢 Microchip Technology
📍 Toronto

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: verification engineer i — systemverilog & lab validation - $76,000 - $114,000 a year (toronto) / toronto

Subscribe to this job alert:

Get the latest job offers by email for: verification engineer i — systemverilog & lab validation - $76,000 - $114,000 a year (toronto) / toronto