Elevate your career with Synopsys as a Digital Design Architect in Markham, with remote options available. Leverage over a decade of digital design expertise in high-speed SerDes and mixed-signal settings.
As an experienced Digital Design Architect, you will lead high-speed SerDes designs for Ethernet, PCIe, SATA, and USB PHYs. Your role encompasses translating complex specifications into effective RTL and design constraints, while mentoring junior engineers. Collaboration with ASIC verification teams is crucial in building robust test plans and debugging solutions effectively.
Key Responsibilities:
Architect digital subsystems for high-speed SerDes IP
Define and analyze digital interface specifications




Drive low-power design and clock domain crossing decisions
Collaborate on test plan creation with verification engineers
Perform gate-level simulations and analyze failures
Requirements:
Master’s degree in Electrical or Computer Engineering
10+ years of ASIC design experience
Proficiency in Verilog or VHDL
Robust knowledge of DFT methodologies
Familiarity with high-speed digital interfaces
Your expertise will shape the future of cutting-edge networking technology at Synopsys.
J-18808-Ljbffr

📌 Digital Design Architect At Synopsys Markham
🏢 Synopsys
📍 Markham