Senior Rtl Design Engineer — Verilog, Synthesis & Cdc - C$77,000 - C$120,000 A Year (Toronto)

Senior Rtl Design Engineer — Verilog, Synthesis & Cdc - C$77,000 - C$120,000 A Year (Toronto)

02 Aug
|
Wipro
|
Toronto

02 Aug

Wipro

Toronto

A leading technology company based in Canada seeks an experienced digital designer to support and debug RTL designs. Ideal candidates should have expertise in Verilog or System Verilog, as well as knowledge of LINT, CDC, and RDC tools. The role offers a market-competitive salary between CAD 77,000 and CAD 120,000, and embraces a flexible working model adapting to US time zones. The organization values diversity and provides an inclusive workplace for all employees.#J-18808-Ljbffr

📌 Senior Rtl Design Engineer — Verilog, Synthesis & Cdc - C$77,000 - C$120,000 A Year (Toronto)
🏢 Wipro
📍 Toronto

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior rtl design engineer — verilog, synthesis & cdc - c$77,000 - c$120,000 a year (toronto) / toronto

Subscribe to this job alert:

Get the latest job offers by email for: senior rtl design engineer — verilog, synthesis & cdc - c$77,000 - c$120,000 a year (toronto) / toronto