Become a Senior High-Speed Analog Layout Engineer with Celero Communication Inc. in Irvine, CA, San Jose, CA, or Ottawa, Canada. This pivotal role allows you to lead the design of advanced analog and mixed-signal blocks in an creative setting.
Celero is seeking a highly skilled engineer with over ten years of experience to spearhead the layout design for critical components in our semiconductor projects. In this role, your expertise in mixed-signal circuits will allow you to collaborate effectively with other design and verification teams. You will play a significant role in pushing the boundaries of optical communication systems crucial for modern infrastructure.
Key Responsibilities:
• Lead layout design of high-performance analog/mixed-signal macros
• Collaborate with teams to enhance layout symmetry and reliability




• Mentor and guide diverse layout teams effectively
• Implement rigorous LVS, DRC, PERC, and ERC checks
• Assist in the planning of power grids and integration strategies
Requirements:
• 10+ years' hands-on analog layout design experience
• Expertise in TSMC FinFET layout processes
• Deep understanding of device physics and layout effects
• Proficiency in major layout verification tools
• Robust communication and team collaboration skills
Shape the future with your layout expertise at Celero and contribute to groundbreaking advancements in the semiconductor industry.
J-18808-Ljbffr

📌 Senior High Speed Analog Layout Engineer Position Quebec City
🏢 CELERO COMMUNICATIONS
📍 Quebec City