Senior Rtl/Fpga Design Eng - Verilog, Vivado, Cdc (Contract) (Ottawa)

Senior Rtl/Fpga Design Eng - Verilog, Vivado, Cdc (Contract) (Ottawa)

30 Jul
|
LanceSoft
|
Ottawa

30 Jul

LanceSoft

Ottawa

A leading semiconductor company is seeking an RTL/FPGA Design Engineer with over 15 years of experience. The ideal candidate should have a bachelor's degree in engineering or computer science and possess excellent skills in RTL design using Verilog and System Verilog. Key responsibilities include working with EDA tools and knowledge of networking standards. This contract position offers a pay range of CA$110.00/hr to CA$135.00/hr.#J-18808-Ljbffr

📌 Senior Rtl/Fpga Design Eng - Verilog, Vivado, Cdc (Contract) (Ottawa)
🏢 LanceSoft
📍 Ottawa

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: senior rtl/fpga design eng - verilog, vivado, cdc (contract) (ottawa) / ottawa

Subscribe to this job alert:

Get the latest job offers by email for: senior rtl/fpga design eng - verilog, vivado, cdc (contract) (ottawa) / ottawa